



Revision History

Version	Date	By	Change Dscription	Approved
1.0	2024/04/28		Released for production	


RK3566 Ref Block Diagram




RESET Signal MAP



Clock Map



Power Sequence &Power Path assignment




Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC3V3_SYS	Slot:4	3.3V	ON	OFF
VCC_SYS	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
	RK817-5_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	--/3.3V	ON	OFF
	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
VCC_SYS	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	--/1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	--/2.8V	ON	OFF
VCC_BAT	RK817-5_RESETE			Slot:4+5			
VCC_BAT	RK817-5_BOOST RK817-5_OTG	1.5A	VCC5V_MIDU VBUS	N/A	--/5.0V	ON	OFF
VCC3V3_SYS	Switch		VCC_3V3	Slot:4	3.3V	ON	OFF
VCC3V3_SYS	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF
VCC_SYS	EXT BUCK	2A	VDD1V2_DVP	N/A	--/1.2V	ON	OFF

IO Power Domain Map


Refer to the actual design!

IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage		Voltage	Notes
		3.3V	1.8V	Supply Power Net Name	Power Source		
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCCA1V8_PMU	VCCA1V8_PMU	1.8V/*3.3V	1.8V as default, dts config should follow the HW design
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO_WL	VCC_1V8	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_1V8	1.8V	
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC1V8_DVP	1.8V	
VCCIO7	1N8	YES	YES	VCCIO7	VCC_3V3	3.3V	


USB3.0 HOST1



PCIE2.0 x1 Lane





USB2.0 OTG0/HOST2/HOST3




RK3566_ABCDE

(Power&GND)




 PINE64		PINE64				
Project:		Quartz64 Zero Schematic-20240428				
File:		08.RK3566_Power/GND				
Date:		Tuesday, March 26, 2024			Rev:	V1.0
Designed by:		Daniel.J	Reviewed by:	Default	Sheet:	6 of 30


RK3566 F (DDR PHY)




RK3566_G (OSC/PLL/PMUIO1/2)




RK3566_I (VCCIO2 Domain)




RK3566_J (VCCI03 Domain)




RK3566_U (USB3.0/PCIe2.0 x1)




RK3566_V (USB2.0 HOST)



RK3566_K(VCCIO4 Domain)




RK3566_N(VCCIO7 Domain)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package

RK3566_O(SARADC/OTP)




Note:
Must be mounted


RK3566_P (MIPI_CSI_RX)




RK3566_M (VCCIO6 Domain)




RK3566_R (MIPI_DSI_TX0/LVDS_TX0)




RK3566_S (MIPI_DSI_TX1)



RK3566_T (eDP TX)




RK3566_Q (HDMI2.0 TX)



D11L

VCCIO5 Domain


Operating Voltage=1.8V/3.3V



VCCIO5_1
VCCIO5_2

VCC3V3_SYS

3.3V



RK3566
BGA565_15R50x14R40x0R90


 PINE64		PINE64				
Project:		Quartz64 Zero Schematic-20240428				
File:		16.RK3566_VO Interface_2				
Date:		Tuesday, March 26, 2024		Rev:		V1.0
Designed by:		Daniel.J	Reviewed by:	Default	Sheet:	14 of 30

U1H


Operating Voltage=1.8V/3.3V

	/ I2C3 SDA M0	/ UART3 RX M0	/ AUDIOPWM LOUT p	/ GPIO1 A0 u	A22	>>>GPIO1_A0
	/ I2C3 SCL M0	/ UART3 TX M0	/ AUDIOPWM LOUT n	/ GPIO1 A1 u	B22	>>>GPIO1_A1
SCR CLK	/ I2S1 MCLK M0	/ UART3 RTSn M0		/ GPIO1 A2 d	A23	>>>I2S1_MCLK_M0_RK817
SCR IO	/ I2S1 SCLK TX M0	/ UART3 CTSn M0		/ GPIO1 A3 d	B23	>>>I2S1_SCLK_TX_M0_RK817
	I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0	1A13	>>>GPIO1_A4
				/ GPIO1 A4 d		
SCR RST	/ I2S1 LRCK TX M0	/ UART4 RTSn M0		/ GPIO1 A5 d	B24	>>>I2S1_LRCK_TX_M0_RK817
	I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT p	1A14	
				/ GPIO1 A6 d		
SCR DET	/ I2S1 SDO0 M0	/ UART4 CTSn M0	/ AUDIOPWM ROUT n	/ GPIO1 A7 d	B25	>>>I2S1_SDO0_M0_RK817
	I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20_CLKREQ M2	1B13	>>>PCIE_CLKREQ_N 32
				/ GPIO1 B0 d	A26	>>>PCIE_DET_WAKE 32
	I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20_WAKEN M2	B26	>>>PCIE_RST_B 32
				/ GPIO1 B1 d		
	I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20_PERSTn M2	1B14	>>>I2S1_SDI0_M0/PDM_SDI0_M0_RK817
				/ GPIO1 B2 d		
		I2S1 SDI0 M0	/ PDM SDI0 M0	/ GPIO1 B3 d		

RK3566
BGA565 15R50x14R40x0R90




VDD_CPU_EXT





DC-IN 5V


VCC_SYS



Headphone Jack




 PINE64		PINE64				
Project:	Quartz64 Zero Schematic-20240428					
File:	28.AUDIO					
Date:	Monday, April 22, 2024				Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	17 of 30	




 PINE64		PINE64				A
Project:	Quartz64 Zero Schematic-20240428					
File:	30.RK3566 PI-2					
Date:	Thursday, April 25, 2024			Rev:	V1.0	
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	18 of 30	

MicroSD Card





Note:
Take care of the type of MicroSD Card Jack,
The type here follow the logic below:
DET is float @ card ejected; the internal pull up decided the IO pin status
DET is connected to GND @ card inserted
If other type of Jack is used, need to shift the status of DET.





Caps should be placed closed to Card Jack

 PINE64		PINE64	
Project:	Quartz64 Zero Schematic-20240428		
File:	24..Flash-MicroSD_Card		
Date:	Tuesday, March 26, 2024		Rev: V1.0
Designed by:	Daniel.J	Reviewed by: Default	Sheet: 19 of 30

VI-Camera_MIPI-CSI




VO-LCM MIPI-DSI



 PINE64		PINE64	
Project:	Quartz64 Zero Schematic-20240428		
File:	31.MIPI DSI/CSI		
Date:	Friday, April 26, 2024	Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	20 of 30		



PCIE-M2




 PINE64		PINE64				
Project:	Quartz64 Zero Schematic-20240428					
File:	32.PCie Cnn					
Date:	Tuesday, March 26, 2024				Rev:	V1.0
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	21 of 30	


Flash Power Manage


	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)



Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven









Note:
disable eMMC

SW2202
ON/OFF KEY
IDE H254 2P



>>HDMI_TX2P_PORT 15,18
>>HDMI_TX2N_PORT 15,18

>>HDMI_TX1P_PORT 15,18
>>HDMI_TX1N_PORT 15,18

>>HDMI_TX0P_PORT 15,18
>>HDMI_TX0N_PORT 15,18







>>HDMI_TXCLKP_PORT 15,18
>>HDMI_TXCLKN_PORT 15,18

HDMITX_SCL 13
<<HDMITX_SDA 13

<<HDMITX_CEC_M0 13

<<HDMI_TX_HPDIN 15

Cj<=0.4pF




 PINE64		PINE64				
Project:		Quartz64 Zero Schematic-20240428				
File:		25.VO-HDMI2.0 TX				
Date:		Tuesday, March 26, 2024			Rev:	V1.1
Designed by:		Zhangdz	Reviewed by:	Default	Sheet:	26 of 30

USB_OTG0_DP 15
USB_OTG0_DM 15
USB_OTG0_VBUSDET 15


USB3_HOST1_DP 15
USB3_HOST1_DM 15
USB3_HOST1_SSTXP 15
USB3_HOST1_SSTRXN 15
USB3_HOST1_SSRXP 15
USB3_HOST1_SSRXN 15

USB2_HOST2_DP 15
USB2_HOST2_DM 15
USB2_HOST3_DP 15
USB2_HOST3_DM 15

USB_OTG_FWREN_H 13
USB_HOST_FWREN_H 13



If common mode inductors are needed,
it is recommended to keep 2.2ohm in series
to improve the antistatic ability




$C_j \leq 0.4pF$


Note:
上层OTG, 下层USB HOST



USB2.0 OTG

USB2.0 HOST2



USB3.0 HOST1





```

//UART1 RTSn M0
//UART1_CTSn_M0

//BT WAKE HOST_H
//HOST_WAKE_BT_H

```



 PINE64		PINE64	
Project:	Quartz64 Zero Schematic-20240428		
File:	29.WIFI		
Date:	Wednesday, April 24, 2024		Rev: V1.0
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:		29 of 30	

